# Next Gen Development in Type-C Ecosystem and USB4/TBT4 Update Include LRD Active Cable

Francis Liu **2021.12** 

Solutions Engineer / Keysight Technologies



# **Agenda**

- Technology Overview
- Testing Challenges
- Lessons Learned
- Solutions Summary

USB4<sup>™</sup>, USB Type-C<sup>™</sup> and USB-C<sup>™</sup> are trademarks of USB Implementers Forum

Thunderbolt™ is a trademark of Intel Corporation

VESA® is a registered trademark and DisplayPort™ is a trademark of VESA

Diagrams courtesy of USB Implementers Forum



# **USB4 Technology Overview**


- Announced by USB-IF in March 2019
- Spec released September 2019
- Based on the Thunderbolt 3 protocol
- Uses the Type-C connector
- Two 20 Gb/s PHY lanes bonded into one logical 40 Gb/s link
- CTS is available but potential future updates to test methodology
- One Spec and Electrical CTS for USB4/TBT4/TBT3
- Numerous USB4 Products shipping and available on the market
- Driven by 5G adoption

Universal Serial Bus 4 (USB4™) Specification **Universal Serial Bus 4 (USB Type-C) Electrical Compliance Test Specification** 



#### **Architecture Overview**

- Must test for USB4 with and without retimers
- USB 3.2, USB 2.0, DisplayPort, Thunderbolt compatibility
- Challenge: Same port, different standards, similar speeds, different cable losses.





### **Insertion Loss Budget**

- Insertion Loss Budget is the foundation for Silicon or End Products
- USB 3.2 Gen 2 10G has different loss budget
- Challenge: Long channel and short/no channel use cases and multiple bit rates and standards over same physical port

3.2 USB4 Ecosystem.

3.2.1 Insertion-Loss Considerations (Informative)

The insertion-loss of the physical media is a key factor for facilitating USB4 electrical compliance. It is recommended that a Router Assembly limit the total insertion-loss from the USB Type-C® receptacle to the USB4 transceiver as follows:

- The total insertion-loss for a Router Assembly supporting Gen. 2 is less than or equal to 5.5 dB at 5 GHz, including the receptacle tongue, the PCB trace, the integrated circuit's package and die load.
- The total insertion-loss for a Router Assembly that supports Gen 3 is less than or equal
  to 7.5 dB at 10 GHz, including the receptacle tongue, the PCB trace, the integrated
  circuit's package and die load.

Copyright @ 2019 USB 3.0 Promoter Group. All rights reserved.

Version 1.0 August, 2019 - 41 -

Universal Serial Bus 4 Specification

For a Captive Device that employs a passive attached cable, it is recommended that the device limit the total insertion-loss from the USB Type-C plug to the USB4 transceiver as follows:

- The total Insertion-loss for a Captive Device supporting Gen 2 is less than or equal to 17.5 dB at 5 GHz, including the plug, the cable, the on-board connector, the PCB trace, the integrated circuit's package, and die load.
- The total insertion-loss for a Captive Device supporting Gen 3 is less than or equal to 15 dB at 10 GHz, including the plug, the cable, the on-board connector, the PCB trace, the integrated circuit's package, and die load.

Data Rate	Host	Connector	Cable	Connector	Device
5G	10dB	Std A	7.5dB	Std B	2.5dB
5G	10dB	Std A	3.5dB	Micro B	6.5dB
5G	6.5dB	С	7dB	С	6.5dB
5G	10dB	Std A	3.5dB	С	6.5dB
5G	6.5dB	С	4dB	Std B	2.5dB
5G	6.5dB	С	4dB	Micro B	6.5dB
10G	8.5dB	Std A	6dB	Std B	8.5dB
10G	8.5dB	Std A	6dB	Micro B	8.5dB
10G	8.5dB	Std A	6dB	С	8.5dB
10G	8.5dB	С	6dB	Std B	8.5dB
10G	8.5dB	С	6dB	Micro B	8.5dB
10G	8.5dB	С	6dB	С	8.5dB

Speed	Total Budget (dB)	Host (dB)	Cable (dB)	Device (dB)
Gen2 (10G)	23	5.5	12	5.5
Gen3 (20G)	22.5	7.5	7.5	7.5




### **Electrical Compliance Test Points**

- TP definition has no set rules
- For USB4, what are the specific test points for TX and RX, short channel and long channel?
- Challenge: Imprecise TP understanding invalidates testing

**Table 3-2. Electrical Compliance Test Points** 

Test Point	Description	Comments
TP1	Transmitter IC output	Not used for electrical testing.
TP2	Transmitter port connector output	Measured at the plug side of the connector.
TP3	Receiver port connector output	Measured at the receptacle side of the connector. All the measurements at this point shall be done while applying reference equalization function.
TP3'	Receiver port connector input	Measured at the plug side of the connector.
TP4	Receiver IC input	Not used for electrical testing.

Figure 3-2. Compliance Points Definition






# Transmitter Specifications (Short/Long Channel Use Case)

- Traditional voltage, eye, SSC, 10ps min rise/fall times
- Traditional UI, TJ, DDJ jitter decomposition
- Challenge: New uncorrelated jitter, phase, retimer measurements, short and long channel use case

Table 3-3. Transmitter Specifications Applied for All Speeds (at TP2)

Symbol	Description	Min	Mas	Units	Conditions
NL SHIP	Differential Keturn Lens, 0.05-125Hz	-	Ser Section 3.4.1.2	es	
HT COMM	Common Mode Return Less, 0.85 - 125Hs		Section Section 1/4.1.1	49	
TN.80	Transmitter Equalization Setting	-	Section 14.1.4		
SSC_DOWN, SPREAD_BANGE.	Dynamic range of SSC dawn specialing during standy-state	0.4	9.5	16:	Set Note 3, Note 4, and Figure 3-9.
ISC, DOWN, SPREAD, RATE	SSC down-questing modulation rate during steady-mate	34	11	КНа	See Note 4 and Figure 3-9.
EDC_PHASE_DEVIATION	Phase litter associated with the SSE modulation during steady-state	15	n	110 (20)	Ser Note 1. Note 4, and Figure 3-4.
ISC, ILEW, RATE	SSC frequency slew rate (xt/dx) during steady: state	-	1250	ggm/ye	See Note 2, Note 4, and Figure 3-5.
TR, PRINC, VARIATIONS, TRAINING	TX frequency variation during Unit traverng, before obtaining steady- state	-	See Section 3.6.1.1	ppm:	See Nate 4
LANE_TO_LANE_SEEW	Show between dual transport signals of the came USD4 Port	-	16	10:	See Note S
BITE PAIA, TIME	TX rest/full time measured between 28- 80% levels	.10	*3	por	Test patters shall be SQL28 (see Table 8-56).
v,eset.spcs	Feak voltage during transmit electrical sills (non-sided voltage opening of the differential signal)	=	28	mW.	See Note to
V_TK_BC_AC_CONN	Instantaneous DC+AC entrages at the consistors side of the AC coupling capacitors	-8.5 (min1) -8.3 (min2)	1.0	V	See Sute 7.







Table 3-6. Gen 2 Transmitter Specifications at TP2


Symbol	Description	Min	Max	Units	Comments
UI	Minimum Unit Interval	99.97	100.03	ps	The minimum UI value corresponds to the Link baseline speed of 10.0 Gbps with an uncertainty range of -300 ppm to 300 ppm.  See Note 4.
AC_CM	TX AC Common Mode voltage		100	mV pp	
TJ	Total Jitter	**	0.38	UI pp	See Note 2 and Note 3.
UJ	Sum of uncorrelated DJ and RJ components (all Jitter components except for DDJ)	128	0.31	UI pp	See Note 2.
DDJ	Data-Dependent Jitter	-	0.15	UI pp	See Note 5.
UDJ	Deterministic jitter that is uncorrelated to the transmitted data		0.17	UI pp	
UDJ_LF	Low Frequency Uncorrelated Deterministic Jitter	••	0.04	UI pp	See Note 6.
DCD	Even-odd jitter associated with Duty-Cycle-Distortion		0.03	UI pp	
Y1	TX eye inner height (one-sided voltage opening of the differential signal)	140	**	mV	Measured for 1E6 UI. See Note 1, Note 2, and Figure 3-15.
Y2	TX eye outer height (one-sided voltage opening of the differential signal)		650	mV	Measured for 1E6 UI. See Note 1, Note 2, and Figure 3-15.



### **Receiver Tolerance Topology**

- No channel use case
- Long passive cable use case
- Challenge: Imprecise calibration channel, incorrect stress cocktail, not achieving CTS calibration targets, short and long channel performance








#### **Return Loss**

- TX and RX return loss
- Differential and Common Mode Return Loss
- Challenge: Very difficult to meet requirements, directly impacts TX and RX performance


SDD22(f) = 
$$\begin{cases} -8.5 & 0.05 < f_{GHz} \le 3 \\ -3.5 + 8.3 \cdot \log 10 \left(\frac{f_{GHz}}{12}\right) & 3 < f_{GHz} \le 12 \end{cases}$$

Figure 3-10. TX Differential Return Loss Mask



SCC22(f) = 
$$\begin{cases} -6 & 0.05 < f_{GHz} \le 2.5 \\ -3 & 2.5 < f_{GHz} \le 12 \end{cases}$$

Figure 3-11. TX Common-Mode Return Loss Mask



# Current challenges between testing USB 3.2 x1 vs USB4


- Return Loss TX and RX
- Transmitter Equalization is not fixed and requires calibration
- Receiver Equalization is much more complex and requires optimization
- PHY bit rate doubles from 10 Gbps to 20 Gbps with significantly less margin
- Signaling on all 4 Type-C high-speed pairs
- Multiple bit rates: 10G, 20G and optionally 10.3125 and 20.625G
- Link management over the sideband channel

- Requirement for a passive, high-loss cable use case and short channel use case
- Retimer specific measurements
- New Jitter, Phase and Slew Rate Measurements
- Cross-talk Generation and Common Mode Interference
- Separate Jitter Cocktails for 10G/20G/TP2/TP3
- Built in Error Detector
- Link EQ Optimization prior to BER test
- Access to DUT status and error count over the sideband channel with Test Controller and USB4 Electrical Test Tool



# **Link Layer**


- SBTX/SBRX in conjunction with high-speed TX/RX lanes are critical for link training
- Challenge: Incomplete view of Type-C signaling





#### **USB4 Automated Electrical Transmitter Test**

#### D9040USBC USB4 Tx Automated Test Software



Measure both TP2, TP3+EQ Eye and Jitter (Calculate TP3+EQ waveform in oscilloscope)

Example USB4 Test Pattern Changes Rise/Fall Time: SQ128 (64 bit "1", 64 bit "0")










#### **USB4 Automated Transmitter and Receiver Equalization Calibration**


- Optimize TX FFE preset at TP3' → Select preset which minimizes DDJ (Data Dependent Jitter)
- Optimize RX CTLE DC gain + DFE at TP3 → Maximize the Eye Area (EW x EH)
- D9040USBC software automates these measurements and uses the optimal settings during tests




**Transmitter Equalizer** 3-tap FFE with 16 presets


Privat Inspire	Tenantica consecutivo	Acres and the same of	Informatory Pitter Carditioners				
******	Personalisti	prompromisal.	Ba	and the same	- G		
	4	10	1.0	- 1			
		13.6		8.96	-0.18		
1.0		366		1111	-017		
- 1		109		1,78	- +=		
		-8.6		100	440		
	. 44		-441	+44			
	3.5	-12,9	1,000	1.01	-9.88		
341	:64	-64	-8.01	6.79	bas		
1.0	3.3	-63	ALM:	6.23	-6.22		
	33	-0.0	160	6.08	40		
100	.14	10.00	1999	6.91			
-14	1.1	412	19.66	1.83	-6.89		
- lut	14	-6.6	-844	625	10.14		
14	34	-47	-849	140	-610		
.10	- 1.1	-84	-4:0	4.14	-0.11		
18	3.5	+1.0	-684	6.00	-4:40		

# D9040USBC USB4 Transmitter Test software






Receiver Equalizer
CTLE with 10 DC gain settings + DFE






### **D9040USBC Automated Test Suite and Test Reports**




ryn 8 Fai	INICA TO	No Yest Nume	Actual Value	Margin	Page Units
)	1	2:3 1s Ta Phoset Collection (Port 1, Lame ())	Pt		Pestal
	- 1	3.3. to Ye CTLE Calibration (Post 1, Larie II)	349		Percultur
0	1	3.5.5s To Rise Time (Port 1, Lanz II)	22.545.ps	125.5%	VALUE № 10.000 ps
0.00	- 1	3.5 III Te had Tone (Plat 1; Care II)	22.505 ps	125.1 %	WALLE >= 10,000 pc
0.0	- 1	3.5.11 Tx Uncorpolated Jillor (Plot 1, Lane (I)	167 (reta	40.0%	VALUE <= 310.0 mLR
D	- X	3.3.12 To Encomplaint Delemental After (Plot 1, Land II)	17.4 mil.	662%	VALUE 170.0 mag
. 0	18.	5.5.14 Te Chity Cytile Describes (Plart 1, Lene II)	2.9 (63	30.3%	VALUE <= 30.0 viul
0.00	- 8	\$5.13 Te Low Programmy Uncommand Orderseville Stor (Hot 1, Lore ()	0.21(F)48A	88.0%	WALLE OF YOU HAD
0	1	3.5.17 Ta Uncombined Jeter 19903 (Plot 1, Lane 0)	185.6.H01	40.1%	VALUE +- 310.0 =68
00 <b>1</b> K00	- 1	5.5.18 % Commissed Outcommits Jake 1990Q (Part 1, Lore II)	25.2 ms	70.0%	VALUE == 1700 mst
0	1	0.5.10 Tv Total altor (Port 1, Lane II)	327.7 HUI	28.8%	VALUE <= 460.0 MUI
E P	- 1	3.5.HE To Total After TRTATO (Mart I, Laws (I)	410.0368	23.6%	VALUE <- 0000 HUR
D.	1.5	3.5.3s Tz Und Interval Mison, Min (Mort 1, Lune II)	36.1242 ps	46.4%	50 1102 ps < VALUE < 50 1404 pr
0.80	- 1	5.5.35.Ta Lind Horizod Silvari, New (Flort 1, Laren C)	101,1243-04	46.7%	MITTINGS SEVALUE SESSION (III
. D	1	3.5.2s Te tind Morroe, NAv (Plot 1, Lane 0)	50 0005 ps	3,8%	50 5000 gs < VALUE < 50 2510 ps
<b>医</b>	18	S.S.2s. Ty Unit Hornell Main (Plat 1, Laren II)	50.2364 pa	4.7%	\$0,0000 ps = VALUE = 50,0515 ps
. 0	17	3.5.5 Ta SSC Down Spread Rate (Port 1, Lane S)	30.790 lets.	26.5%	30.000 erg. <- YALUE <- 30.000 erg
SE	- 1	5.5.4 Te SSC Down Spread Range (Fort 1, Lane II)	457 15 10%	425%	AND DIFFE STALLIE CO SOUTH OF
0	11	3.5.8 To SSC Siew Bate (Port 1, Lane II)	436.8 ppnstus	37.1%	VALUE #: 1 0000 spamus
D	100	558 To SSCHMAN Deviden (Plot 1, Law C)	38.402.111	82%	2.500 to ~ VALUE ~ 22.000 to
0	18	3:5:14 Ye AC Common Mode Voltage (Port 1, Lane II)	51.15 WV	40.0%	VALUE <= 100.00 mV
0.00	100	5.5 t5 Ta Rye Degram (Flot 1, Lane 0)	Plant	100.0%	Pesuful
0	1	3.5.19 Ta Kyo Dagram TPSEG (Port 1, Lurin G)	Post	100.0%	Proofiel
101 800	18	5.5 Na Til Expedit story Phonhood (Plot 1, Lone II)	fless:	100.034	People
F - 100	1				
0	e in	3.5 to Te Equalization Decorphisms (Part 1, Lane II) 3.5 to Te Sering Neset IS (Part 1, Lane III)	53730 ist	1	Plea Tall 2 5000 eth == VALIE += 4 NOC ett
D	· Settings	2.5 to Tailor on Provide PS (PAPE), Large (II).  ** [Specification Names   Visit Specimens   Visit III] (CREEKS See (III Grow Pare).	5 3736 im	42.7%	2 5000 eth == VALUE == 4 NIDD eth
D Setting		5.5 to 1s the log Power IS (Plot 1, Laws II)	5 3736 im	42.7%	2 5000 eth == VALUE == 4 NIDD eth
E latin	1	2.5 to Tailor on Provide PS (PAPE), Large (II).  ** [Specification Names   Visit Specimens   Visit III] (CREEKS See (III Grow Pare).	5 3736 im	42.7%	2 5000 eth == VALUE == 4 NIDD eth
E lating	Tofan	25 to To Buring Newson 15 (Red 1, Lawrell).  10 [Secretaria Newson (1501 Secretaria New Yorks   SECRETARIA Secretaria Newson (1501 Secretaria Newson (1501 Secretaria Newson (1501 Sec.) No. 17 (1501 Sec.)	5 3736 im	42.7%	2 5000 eth == VALUE == 4 NIDD eth
E Setting	Tofan	23 to the law may become the (Ren't Lawrell)  Let [Appendix an Account (Appendix and Vot 12) [STATE Color of Constitution (Appendix and Appendix and	SSEMIE LANGE	- Dec 20	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
E latin	Tofan	2.5 to To Torong Name (15 (Red 1, Lawrit))  1.0 (Lawritz Lawritz Lawri	SSEMIE LANGE	-   DEK 16	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
E Setting	Tofan	2.3 to Ta Tao my Newson Ind (Rest Lines III)  1.4   Incompany   Control   Co	SSEMIE LANGE	- Dec 20	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
D Settles of the set o	Tofan	2.3 to Ta Tao my Newson Ind (Rest Lines III)  1.4   Incompany   Control   Co	SSEMIE LANGE	- Dec 20	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
E Section 10	Tofan	2.5 to Ta Rac on Normal (1984 to 1984	SSEMIE LANGE	- Dec 20	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
ti -5	Tofan	2.5 to To Torong Name (15 (Red 1, Lawrit))  1.0 (Lawritz Lawritz Lawri	SSEMIE LANGE	- Dec 20	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
D Selection of the sele	Tofan	2.5 to Ta Rac on Normal (1984 to 1984	SSEMIE LANGE	- Dec 20	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
18 Service of Control	Tofan	2.5 to Ta Rac on Normal (1984 to 1984	SSEMIE LANGE	- Dec 20	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
te lateral and the lateral and	Tofan	2.5 to Ta Rac on Normal (1984 to 1984	SSEMIE LANGE	- Dec 20	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
18 Technology (18 Tec	Topics Control of the	2.5 to To The reg Hyerost 15 (Rest 1 Lines III)  1.6 (Ann 1 / Ann 1 Lines III)  1.6 (Ann 1 / Ann 1 Lines III)  1.6 (Ann 1 / Ann 1 Lines III)  1.6 (Ann 1 Lines III)  1.6 (Ann 1 Lines III)  1.7 (Ann 1 Lines I	S 3756 IB	es.ym	2 5000 off to VALIE to 4 NOTE OF
18 Technology (18 Tec	Tofan	2.5 to To The reg Name (1021 Specialists Vo 1 to (2021) - Committee (2	S 3756 IB	- Dec 20	2 5000 eft = VALIE == 4 SECO.eft  Section Control  System 1
18 Technology (18 Tec	Total	2.5 to Ta Rus reg Newson to (Res t Learnit)  1.64 (Res 1) On Tan Occasion (Learning on the Color of Co	S 3756 IB	P) History	2 5000 eft == VALIE == 4 Note eft  green
18 Technology (18 Tec	Total	2.5 to Ta Rus reg Newson to (Res t Learnit)  1.64 (Res 1) On Tan Occasion (Learning on the Color of Co	S 3756 IB	P) History	2 5000 eft == VÁLIE == 4 NECE eft  eng time (24 formuna Confirma  2 11111  E0.05 = Lift
## 15 / 15 / 15 / 15 / 15 / 15 / 15 / 15	Total	2.5 to Ta Rus reg Newson to (Res t Learnit)  1.64 (Res 1) On Tan Occasion (Learning on the Color of Co	S 3756 IB	P) History	2 5000 eft == VALIE == 4 Note eft  green
## 15 / 15 / 15 / 15 / 15 / 15 / 15 / 15	Total	2.5 to Ta Rus reg Newson to (Res t Learnit)  1.64 (Res 1) On Tan Occasion (Learning on the Color of Co	S 3756 IB	P) History	2 5000 eft == VALIE == 4 Note eft  green
## 15 / 15 / 15 / 15 / 15 / 15 / 15 / 15	Total	2.5 to Ta Rus reg Newson to (Res t Learnit)  1.64 (Res 1) On Tan Occasion (Learning on the Color of Co	S 3756 IB	P) History	2 5000 eft == VALIE == 4 Note eft  green
## 15 / 15 / 15 / 15 / 15 / 15 / 15 / 15	Total	2.5 to Ta Rus reg Newson to (Res t Learnit)  1.64 (Res 1) On Tan Occasion (Learning on the Color of Co	S 3756 IB	P) History	2 5000 eft == VALIE == 4 Note eft  green
## 15 / 15 / 15 / 15 / 15 / 15 / 15 / 15	Total	2.5 to Ta Rus reg Newson to (Res t Learnit)  1.64 (Res 1) On Tan Occasion (Learning on the Color of Co	S 3756 IB	P) History	2 5000 eft == VALIE == 4 Note eft  green
## 15 / 15 / 15 / 15 / 15 / 15 / 15 / 15	Total	2.5 to Ta Rus reg Newson to (Res t Learnit)  1.64 (Res 1) On Tan Occasion (Learning on the Color of Co	S 3756 IB	P) History	2 5000 eft == VALIE == 4 Note eft  green
## 15 / 15 / 15 / 15 / 15 / 15 / 15 / 15	Total	2.5 to Ta Rus reg Newson to (Res t Learnit)  1.64 (Res 1) On Tan Occasion (Learning on the Color of Co	S 3756 IB	P) History	2 5000 eft == VALIE == 4 Note eft  green






#### **USB4 Automated Electrical Receiver Test**

- Support both M8020A and M8040A High Performance J-BERT
- N5991U40A USB4 Receiver Test Software
- USB-IF USB4 Electrical Test Tool fully integrated







M8020A J-BERT + M8062A 32G front-end




M8040A 32/64 Gbaud J-BERT



# **USB4 Automated Stress Signal Calibration**


**Case 1: Short Channel** 







2 Long Channel Insertion Loss 3 Case 2: Long Channel








N5991U40A **USB4** Receiver Test Software






#### **USB4 Automated Receiver BER Test**


**Case 1: Short Channel** 



**Case 2: Long Channel** 



#### Communication DUT ⇔ USB4ETT



#### N5991U40A

USB4 Receiver Test Software


Detailed test report

	Result	PJ Frequency [MHz]	AC CM Set Amplitude [mV]		RJ Set Value (RMS) [mUI]	PJ Set Value [mUI]		Error counter check 1st Run		Component	Errors 1st Run		Error counter check 2nd Run		Symbol count 2nd Run
	pass	1	1001	1094	15.60	1907	0	Pass (3 of 3)	4	Router	0	124808413194	-	-	-
.	pass	2	1001	1067	16.10	551	12	Pass (3 of 3)	4	Router	0	124799686618	-	-	-
	pass	10	1001	1158	16.30	152	12	Pass (3 of 3)	4	Router	0	124816857602	-	-	-
	pass	50	1001	1160	16.30	144	0	Pass (3 of 3)	4	Router	0	124793236729	-	-	-
	pass	100	1001	1165	10.60	196	12	Pass (3 of 3)	4	Router	0	124800063933	-	-	-



#### **USB4 Return Loss Test**

KEYSIGHT TECHNOLOGIES





Calibration Plane

USB4 Tx Differential Impedance Example

# **USB4 Signal Frequency Variation Test**

USB4 Spec defines the Signal Frequency Variation Limit in Link Training for the System including Re-timers






#### **Signal Frequency Variation Test**


- Tx Verify that a transmitter's frequency variation during link training falls within the limit.
- Rx Verify that a receiver does not lose CDR lock when the frequency variation takes place.




### What happens after USB4 – PAM4?

- SNDR (Signal Noise Distortion Ratio)
  - LFPR (Linear Fit Pulse Response)
  - Sigma e
  - Sigma n
- RLM (Level Separation Mismatch Ratio)
- TX ISI (Transmitter Output Residual ISI)
- PRBS13Q Patterns









# The Industry's Best Signal Integrity


- 10 bits ADC, 256 GSa/s
- Lowest noise
  - $< 900 \mu V \text{ rms } @ 110 \text{ GHz}$
  - $< 500 \mu V \text{ rms } @ 70 \text{ GHz}$
  - $< 300 \,\mu V \, rms @ 33 \, GHz$
- Lowest intrinsic jitter
   20 fs rms
- Lowest inter-channel jitter
   10 fs rms
- Highest ENOB
  - > 5.0 bits @ 110 GHz
  - > 5.4 bits @ 70 GHz
  - > 5.9 bits @ 33 GHz





### **USB 3.2 Specification Update**

- New dual lane (x2) mode over USB-C<sup>®</sup>
  - 5 Gb/s x2  $\rightarrow$  10 Gb/s
  - 10 Gb/s x2  $\rightarrow$  20 Gb/s
- The x2 capability is negotiated during the LBPM handshake
- All four high-speed lanes of the interface active
  - Additional crosstalk
  - Performance degradation





### **Best Known Method of x2 Receiver Testing**

- Two Pattern Generators / Error Detectors
- Two independent RX paths fully calibrated
- Link Training in x2 mode
- Concurrent JTOL on both RX lanes
- USB-like traffic during test


Config Lane

Non-config Lane

Test setup closest to operating condition

SCD1

SCD2






PG1

PG2

### Type-C Active Link Access, Automated Protocol Trigger Decode





Provides access to all Type-C signals during an active link.

Signals include Vbus, USB 2.0, USB-PD, SBU1/2, and TX/RX up to maximum USB4 rate of 20 Gbps.

Works in conjunction with D9010USBP Keysight Protocol Trigger Decode solutions for USB-PD, eUSB2, USB 2.0, USB 3.2, USB4 and DP AUX.

Measure High Speed Signal (TX1/RX1,TX2/RX2) and Decode








### **USB4 Related Solutions: DisplayPort UHBR**


#### D9042DPPC

DisplayPort UHBR Source Test Software



#### N5991DP2A


DisplayPort Sink Test Software







# **USB4** Related Solutions (cont.)

- USB 3.2 x2 (dual lane)
- Passive Cables for USB 3.2, USB4, DisplayPort
- LRD: Discrete, Embedded and Cable for USB 3.2, USB4, DP
- Retimer: Discrete, Embedded and Cable for USB 3.2, USB4, DP
- RFI









# **HSD Cable Test Challenges**

#### **CURRENT MARKET SITUATION**




#### **Multiport**

- Increase of device complexity that demand for multiport.
  - ➤ USB4/USB Type-C & DisplayPort required 20-ports
- True multi-port system is too expensive: >\$300K for 20-ports PXI-VNA.
- No software automation for multiport, calibration and test execution are still manual.



#### **Long Setup Time**

- Calibration is complicated for custom switch solution.
- Compliance test procedures are tedious and prone to operation error. EG: USB4/USB Type-C passive cable required 44-sets of s4p for HS test manually, one cable sample could take 3-5 hours to complete.



#### **Compliance Test Tool**

- USB-IF and VESA required compliance test tools to verify the integrated S-Parameters and COM results (Get\_iPar and IntePar Matlab tools).
- Manual file configuration and setup to run the tools to determine final compliance results.




#### **USB4/USB 3.2 Active/Passive Cable Compliance**

#### New COM test requirement for USB4-Gen3

Test Parameters	Passive Cable	<b>Active Cable</b>	Active Component
Channel Operating Margin (COM)	Normative	Normative	Not required
ILfitatNq	Normative	Normative	Not required
Integrated Multi-Reflection (IMR)	Informative	Normative	Not required
Integrated Return Loss (IRL)	Normative	Normative	Informative
Integrated Crosstalk (IXT for INEXT & IFEXT)	Normative	Not required	Informative
Integrated Crosstalk (IXT for IDDXT)	Normative	Not required	Not required

#### Manual steps to run Get\_iPar tool = Time consuming (3-5 hours) and prone human error!



<sup>\*</sup> Same steps applied for USB Type-C Passive cable compliance test - Channel Metrics/COM.




### **Keysight Automated Test Solution**

#### **KEY FEATURES**

- Affordable price compared to true multiport PXI-VNA system.
- Fully automated switch matrix control without any cable/port reconnection.
- Auto calibration and de-embedding wizards.
- PathWave TAP based compliance software for automation and test sequencing.
- Comprehensive HTML reports with result table and waveform diagrams.
- Supports Keysight E5080B, Streamline USB/TBT Series VNA and PXI-VNA.
- Compliance test by HSD module:
  - ➤ USB Type-C (First Release)
  - DisplayPort
  - > HDMI

Hardware solution are available for order NOW!











### **Keysight Automated Cable Test**


#### **KEY FEATURES PREVIEW**






\* \* \* \* \*

#### Guided connection and setup diagram



Auto-compliance tool in single platform




Real-time trouble-shooting




**HTML/CSV** test report


### **Keysight Type-C Solutions Matrix**

Design Simulation, Protocol Decode, Live Link Debug, USB-PD, RF, Channel Characterization, SBU, USB, Thunderbolt, DisplayPort











# **Best Solution for USB4 and Beyond**

- UXR: best signal integrity, lowest noise, same argument as PCIe
  - Supports next-generation technologies with multi-level signaling
  - Most accurate jitter and noise analysis tools
  - Advanced equalization and math functions
- RX test solution supports M8020A and M8040A
  - Lowest intrinsic RJ in the market
  - Multi-tap FFE for accurate equalization
  - The M8040A supports next-generation technologies with multi-level signaling
- Keysight has been used to certify the vast majority of shipped TBT3/USB4 products
- TX and RX test automation software
  - SigTest and USB4 Electrical Test Tool (USB4ETT) fully integrated
  - Easy configuration and operation
  - Unattended test execution
- Unique product N7019A with D9010USBP protocol decode software
  - Examine all 24 pins of the USB Type-C interface: high-speed lanes, SBU, CC, power, etc.
  - Debug link bring-up issues on a live link between two products
  - Covers the entire USB Type-C ecosystem: USB PD, USB 2.0, USB 3.2, USB4, DP1.4a, DP2.1 (coming)





